서지주요정보
Polycide 구조로 저압화학증착된 $WSi_x$ 박막의 열처리에 따른 거동 = Effects of annealing on the properties of $Si_3N_4$ films in polycide structrue formed by LPCVD method
서명 / 저자 Polycide 구조로 저압화학증착된 $WSi_x$ 박막의 열처리에 따른 거동 = Effects of annealing on the properties of $Si_3N_4$ films in polycide structrue formed by LPCVD method / 이재호.
발행사항 [서울 : 한국과학기술원, 1989].
Online Access 제한공개(로그인 후 원문보기 가능)원문

소장정보

등록번호

4105575

소장위치/청구기호

학술문화관(문화관) 보존서고

MMS 8922

휴대폰 전송

도서상태

이용가능(대출불가)

사유안내

반납예정일

리뷰정보

초록정보

Tungsten silicide ($WSi_x$) films in Polycide structure were fabricated by low-pressure chemical-vapor-deposition (LPCVD) method and were annealed in $N_2$ for 30 mins at various temperatures. The annealing behavior of tungsten silicide films have been investigated by electrical resistivity measurements, X-ray diffraction methods, Scanning Electron Microscopy (SEM), Hall measurements, Auger Electron Spectroscopy (AES) and by Secondary Ion Mass Spectrometry (SIMS). The electrical resistivity of films decreased with increasing annealing temperature, and reached to 35 μ$\Omega-cm$ in the films that annealed at 1000°C, regardless the doping conditions of the polysilicon substrate. The X-ray and SEM analyses indicate that crystallization of tetragonal $WSi_2$ takes place at 560°C and grain size increases with increasing annealing temperature up to 1000°C. The variation of electrical resistivity with annealing temperature is closely related to that of grain size. Depth profile analysis by AES method indicates that the excess Si atoms in the as-deposited $WSi_x$ films were redistributed onto polysilicon substrate layer during the annealing. By Hall measurements, it was found that the carriers for specimens annealed above 900°C were positive holes while the carriers were electrons for specimens annealed below 800°C. The explanation of such a critical behavior in electronic transport property of films is attributed to excess Si redistribution. From SIMS analyses, P, F and H elements are identified to reside near the $SiO_2$ films through annealing process and may have an subtle effect on the properties of gate device.

서지기타정보

서지기타정보
청구기호 {MMS 8922
형태사항 [iii], 49 p. : 삽화 ; 26 cm
언어 한국어
일반주기 저자명의 영문표기 : Jae-Ho Lee
지도교수의 한글표기 : 임호빈
지도교수의 영문표기 : Ho-Bin Im
학위논문 학위논문(석사) - 한국과학기술원 : 재료공학과,
서지주기 참고문헌 : p. 48-49
주제 Thin films.
Metals --Heat treatment.
Electric resistance.
LPCVD. --과학기술용어시소러스
금속 박막. --과학기술용어시소러스
열 처리. --과학기술용어시소러스
전기적 성질. --과학기술용어시소러스
QR CODE

책소개

전체보기

목차

전체보기

이 주제의 인기대출도서