서지주요정보
Qos aware mapping of cores onto NoC architectures
서명 / 저자 Qos aware mapping of cores onto NoC architectures / Nguyen Huy Nam.
저자명 Nguyen Huy Nam
발행사항 [대전 : 한국정보통신대학교, 2006].
Online Access 원문보기 원문인쇄

소장정보

등록번호

DM0000797

소장위치/청구기호

문지도서관2층 학위논문

ICU/MS06-94 2006

SMS전송 소장위치

도서상태

이용가능

대출가능

반납예정일

초록정보

The trend of integration of many IP blocks in a single chip has driven the evolution of on-chip communication's architecture. The de-vice feature size is continuously shrinking and the traditional bus-based architectures will not be able to meet the requirements of System-on-Chip (SoC) implementation. An on-chip packet switched network or Networks-on-Chip (NoCs) have been recently proposed as a promising solution to future SoC communication problems. The NoC, somewhat, resembles the parallel computer network. However, the NoC design highly requires the certain satisfaction of latency, power consumption, and area constraints. The latency of the network relates much to throughput and power consumption. Moreover, the IPs and the network are heterogeneous. Hence, a certain mapping of IPs onto a certain architecture produces a certain value of network latency as well as power consumption. The change of mapping scheme leads to a significant change of the values of these constraints. The fact that if we want to maximize the system's throughput, the network latency is also increase and if we minimize the network latency, the trade off is that the throughput will decrease. In this thesis, we first present an mapping scheme that does compromise between throughput maximization and latency minimization. This sub-optimal mapping is found using the spanning tree searching algorithm. Then we assess the adaptive routing behavior on on-chip network. This routing algorithm is able to achieve much higher saturation throughput that is nearly 20% in our simulation and lower average packet latency compared to using deterministic routing. The experiment architecture using here is Mesh based topology. We use NS2 to simulate the system throughput and system power consumption is calculated using Orion model.

서지기타정보

서지기타정보
청구기호 {ICU/MS06-94 2006
형태사항 ix, 41 p. : 삽도 ; 26 cm
언어 영어
일반주기 지도교수의 영문표기 : Hae-Wook Choi
지도교수의 한글표기 : 최해욱
학위논문 학위논문(석사) - 한국정보통신대학교 : 공학부,
서지주기 References : p. 39-41
QR CODE qr code