서지주요정보
하드웨어 에뮬레이션을 이용한 설계 검증 = Design verification using H/W emulation
서명 / 저자 하드웨어 에뮬레이션을 이용한 설계 검증 = Design verification using H/W emulation / 엄재홍.
저자명 엄재홍 ; Eom, Jae-Hong
발행사항 [대전 : 한국과학기술원, 1997].
Online Access 원문보기 원문인쇄

소장정보

등록번호

8008042

소장위치/청구기호

학술문화관(문화관) 보존서고

MEE 97113

SMS전송

도서상태

이용가능

대출가능

반납예정일

초록정보

This paper describes the efficient design verification method using H/W emulation. In general, Design verification is performed using software simulation. But, the more design complexity increase, the more simulation speed is decreased. Furthermore, the increasement of I/O terminal make it difficult the protocol verification on target system. And, the increasement in design complexity needs more test vector to verify. So, the verification time is above design time. This paper describes the advantage and disadvantage, problems and solutions in H/W emulation. In the following chapters, I describe design used in emulation in brief, problems and solutions in each emulation process and method that find bugs in design. By H/W emulation on our design, we can find bugs that have long life time and boot operating system (DOS 6.0) and other DOS applications.

서지기타정보

서지기타정보
청구기호 {MEE 97113
형태사항 [vi], 67 p. : 삽도 ; 26 cm
언어 한국어
일반주기 부록 수록
저자명의 영문표기 : Jae-Hong Eom
지도교수의 한글표기 : 경종민
지도교수의 영문표기 : Chong-Min Kyung
학위논문 학위논문(석사) - 한국과학기술원 : 전기및전자공학과,
QR CODE qr code